Some targets use pin 2 instead of pin 1 to supply VCC. A lot of targets have pin 1 and pin 2 connected. They should also be connected to GND in the target system. Any signal can be applied here J-Link will simply ignore such a signal. This pin can be used to supply power to the target hardware.Īll pins marked NC are not connected inside J-Link. Typically connected to DBGRQ if available, otherwise left open. It is reserved for compatibility with other equipment to be used as a debug request signal to the target system. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
Typically connected to TDO of target CPU. Connect to RTCK if available, otherwise to GND. J-Link supports adaptive clocking, which waits for TCK changes to be echoed correctly before making further changes. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. Some targets must synchronize the JTAG inputs to internal clocks. Return test clock signal from the target. Typically connected to TCK of target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TMS of target CPU. This pin should be pulled up on the target.
Typically connected to TDI of target CPU. It is recommended that this pin is pulled to a defined state on the target board.
This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no connection. Typically connected to nTRST of the target CPU. Output from J-Link to the Reset signal of the target JTAG port. It is reserved for compatibility with other equipment.Ĭonnect to Vdd or leave open in target system. It is normally fed from Vdd of the target board and must not have a series resistor. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target.
0 kommentar(er)
